Exceptions

| prio rity | code | name | description | block&step |
|--------------|------|--|--|---|
| 8 | 1000 | instruction address violation* | Whileinusermode, instruction is beeing fetched from memory address not allowed for user. | INS_ADDR_CHECK, signalledinstep1 |
| 5 | 0101 | unknown opcode | Unidentifiedcommand. | DECODE, signalled in step2 |
| 6 | 0110 | illegalopcode inuseror16bit mode | Tryingtoexecuteacommandwhichisnot validincurrentoperationmode. | DECODE, signalled in step2 |
| 9 | 1001 | missaligned jump* | Calculatedjumptargetisnotaligned to word(32bitmode)orhalfword(16bit mode)boundary. | INS_ADDR_CHECK, signalledinstep1 |
| 7 | 0111 | trap | processorencounteredatrapinstruction | DECODE, signalled in step2 |
| 3 | 0011 | arithmetic overflow | Theresultasignedarithmeticoperation exceeds2 ³¹ -1. | ALU(ADD_SUB_UNIT, signalledinstep3 |
| 2 | 0010 | arithmetic underflow | The result of a signed arithmetic operation falls below -2^{31} . | ALU(ADD_SUB_UNIT) signalledinstep3 |
| 0 | 0000 | dataaddress violation | Whileinusermode,adataaddressrefersto memoryadd ressnotallowedforuser. | ALU(ADDR_CHECK), signalledinstep3 |
| 4 | 0100 | jumpaddress overflow | Tryingtojump'out'ofthememoryspace belowthebottomorabovethetopofthe memory | RACU,signalledinstep 2 |
| 1 | 0001 | dataaddress overflow | Tryingtoindexd atabelowofthebottomor aboveofthetopofthememory | ALU(DATA_ADDR_C HK),signalledinstep3 |

step0isfetch step1isdecode/operandfetch step2executeone step3executetwo/memoryaccess/CRaccess step4executethree step5writeback

Priority0meansmosturgentand9meansthelowestpriority.Exceptionsareservedin theorderofexecution.Whentwoormoreinstructionscauseexceptionsindifferentparts ofthepipeline,theonewiththehighestpriorityisserved.Theoffendinginstrucion and allfollowinginstrucionsinthepipelineareflushed.Ifsomeinstructionwhichenteredthe pipelinebeforetheoffendingone,causesanewexception,theexceptionserviceroutine willberestarted.

Offending instructions are not able to modify the state of the processor or contenst of the memory or registers.

The reisones ervice routine common to all kinds of exceptions. The cause of the exception is saved in the special register ECS which is visible to the system code. * The memory address of the offending instruction is also saved in the EPC register, except for the system code. * The memory address of the offending instruction is also saved in the EPC register, except for the system code. * The system code is a structure of the system code. * The system code is a structure of the system code. * The system code is a structure of the system code. * The system code is a structure of the system code is a structure of the system code. * The system code is a structure of the system code is a structure of the system code. * The system code is a structure of the system code is a structure of the system code. * The system code is a structure of the system code is a structure of the system code. * The system code is a structure of the system code is structure of the system code is a stru

the *instructionaddressviolation* or *missalignedjump* –exception, when the address referred to issaved. *Missalignedjump* –exception can also be caused by improper interrupt address in one of the *int_vec* – registers. When entering the Exception service routine interrupts are disabled. They can be enabled again by the service routine, but this is not recommended. Also 32 bits uper user mode is assumed and register sets for reading and writ ingare assumed to be super users to set.

Whenanexceptionoccurs, interrupts are not served. The instruction, which caused the exceptionisnotexecutedunlessitchangesthecontentsofaregisterormemory.All exceptionsareservedbythesameroutine, whichstartsataspecificaddress. The cause of the exception is saved at the register ECS. The state of the processor is saved in the registerPSR 2beforetheexceptionisserved.Theretu -instructionisusedtoreturnfrom the exception. If the userw antstocontinueatthenextinstructionfollowingthe instruction, which caused the exception, the address of the next instruction must be placedintotheSR31register.(Theaddresscanbecalculatedusingstatusinformation foundinPSR 2:ILandEPCre gisters.)Thememoryaddressoftheinstuction,which caused the exception is located in the EPC register, if the exception is any other than the exception is any other than the exception of theinstructionaddressviolation .Incaseofthe instructionaddressviolation the EPC register containsthecurrent PCvalue. Instructionaddressviolation mayoccurforexampleifthe usertriestojumptothesuperuseraddressspaceoriftheprogramexecutiongoestothe superuseraddress space or if the exception vector points to the superuser address space,butth ecorresponding bit value in the MODE -registerindicatesthattheexceptionwas causedbyuser'sinstruction.