Interrupts

8differentinterruptsourcescanbeattachedtotheprocessorcore. Thereisafixedpriority forallofthesources. ThereisaspecialregisterINT_PENDwhereinterruptrequestsare stored, soifoneofthe8interruptsoccur, therequestisstoredintheINT_PENDregister. TheINT_PENDregisterisnotvisibletotheprogrammer. Multipleinterruptrequestsmay occuratthesametimeintheregister, butonlyoneinterruptatatimefromasingle source. Theinterruptsareservedfollowingthefixedpriority. Prioritiesarelistedinthe tablebelow. Interruptscanbedisabled with the *di* instruction and enabled with the *ei* instruction.

Aninterruptisacknowledged, when the corresponding interruptline goeshigh and then goeslow again. The interrupt signal must be high over arising edge of the system clock signal in order to be recognised. Each pulse is interpreted as one interrupt, regardless of how long the signal is high. The interrupt service is started when the corresponding interrupt line goes low.

Priority (descending)	Name	Notes
1	coprocessornumber0interrupt	notmaskable
2	coprocessornumber1interrupt	notmaskable
3	coprocessornumber2interrupt	notmaskable
4	coprocessornumber3interrupt	notmaskable
5	InterruptfromtheInt(0)inputport	mask(0)inputport
6	InterruptfromtheInt(1)inputport	mask(1)inputport
7	InterruptfromtheInt(2)inputport	mask(2)inputport
8	InterruptfromtheInt(3)inputport	mask(3)inputport
9	InterruptfromtheInt(4)inputport	mask(4)inputport
10	InterruptfromtheInt(5)inputport	mask(5)inputport
11	InterruptfromtheInt(6)inputport	mask(6)inputport
12	InterruptfromtheInt(7)inputport	mask(7)inputport

Interruptpriorities.Number1correspondstothehighestpriority.

If the same interrupt that is currently served, occurs during the interrupt service, new interrupt is not taken. After the current interrupt service has been finished, then ew interrupt is served. On the contrary, interrupts with higher priority can interrupt the service of current interrupt, if interrupts are enabled. When entering the interrupt service routine, other interrupts are disabled by default. The user may enable interrupts during an interrupt service with the *ei* instruction.

Interrupts

There is a special stack for interrupts, where the return address is automatically stored. The program flow returns to the return address after the interrupt has been served. The processors stateregister PSR is also stored to the stack. The *reti* instruction loads the return address and the PSR from the stack. 8 address escan be stored to the stack, so it can not over flow, since the interrupt service program cannot be interrupted from the currently served source, and since the reare 8 interrupt sources.

Forexampleiftheprocessoriscurrentlyservinganinterruptfromtheinterruptline number4andthereoccursaninterruptatahigherpriority,sayatline3,thenthe processormovestoservetheinterruptwiththehigherpriority.(Ofcourse,thehigher priorityinterrupt,whichoccurredlater,isservedonlyifinterruptswereenabled.) Ifnowduringtheserviceofinterruptnumber3,thenumber4interruptoccursagain,itis notserved,sinceithaslowerpriority.Sotherecannotbeasituation,wheretherewould bemultiple'copies'ofoneinterruptwaitingforservice.

The interrupt logic has its own internal flags for the state of each interrupt. The *reti* instruction signals that the current interrupt has been served and if there is an ewinterrupt pending in the INT_PEND register, it is served immediately.

Whenstartingtoserveaninterrupt, the processor automatically switches to 32 bitmode, regardless of the current mode. After serving an interrupt the processor returns to the modeit was before the interrupt occurred. (The PSR register is returned into its original state.)

Beforeaninterruptisactuallyserved, the following happens:

1. Thereturnaddressisstored into the hardware stack.

2. The state of the processor (the PSR register) is stored into the hardware stack.

3. Aflagcorresponding the interruptiss etto indicate that the interruptis currently served and that later interrupts from the same source are not served.

 $\label{eq:2.1} 4. The INT_MOD register is read to check whether the interrupt is to be served in the user mode or in the superuser mode.$

5. The address in the register INTV icor responding the interruptisloaded and the interrupts ervice program is started in the 32 bit mode.

The *reti*instructionisusedtoreturnfromtheinterruptserviceprogram. The execution of the instruction does the following:

1. The interrupt is signaled as served to the interrupt service logic.

2. The logic checks if there are new interrupts waiting for service

3. If there are not any interrupt requests pending, the return address and the state of PSR registerisloaded from the hardware stack.