Instructionspecifications(draft)

GeneralInformation

 $This document describes the machine instruction simplemented in COFFEERISC1.\\ Descriptions are written in english. RTN (Register Transfer Notation) descriptions are available in appendix XX (will be available soon ??) The followigs et of instructions is the minimum set which every assembler should provide. With pseudoin structions the assembly language interface can be extended (Ahintto implementer).$

Abbreviationsused

creg:conditionregister,numberintherange0...7
cond:condition(seetable'Conditioncodings')
dreg:destinationregister(32bitmode),numberintherange0...31
sregi, sreg:sourceregister(32bitmode),numberintherange0...31
dr:destinationregister(16bitmode),numberintherange0...7
sri:sourceregister(16bitmode),numberintherange0...7
imm,imm1,imm2 :immediateconstant,seetable'Permittedvaluesforimmediate
constants'
cp_sreg:coprocessorsourceregister ,numberintherange0...31
cp_dreg:coprocessordestinationregister ,numberintherange0...31

Notesaboutinstructiondefinitions:

16 bit mode refers to instruction word length. Data is manipulated in 32 bit words except with 16 bit multiplication instructions.

Syntaxdefinitionisanabstraction. Theonlypurposeistoillustratewhatan instructionexpects a sinput and produces a soutput. The syntax of an assembly language program written for COFFEERISC depends on the assembler and is documented in the respective assembler manual.

If the syntax of an instruction is different in 16 bit mode than in 32 bit mode then both syntaxes are presented: First the 32 bit version and then 16 bit versions eparated with a backslash. If both syntaxes are similar (or the particular instruction is not defined in 16 bit mode) then only one is presented.

Optional parameters for conditinal execution are enclosed in brackets.

Conditional execution is not allowed in 16 bit mode.

Fortimingoftheinstructions, see appendixXX(willbeavailablesoon??Youwish!).

Instructiondefinitions

<u>add</u>

syntax: (cond,creg)add dreg,sreg1,sreg2/ add dr,sr

description: The contents of the source registers *sregi* are summed together and the resultisplaced to the destination register *dreg*. Exception is generated if the result exceeds 2^{31} -1 or falls below- 2^{31} . In 16 bit mode the register drist hese conditions of the destination.

notes: Operationiscarriedoutusingtwoscomplementarithmetics.

<u>addi</u>

- syntax: (cond,creg)addi dreg,sreg1,imm/ addidr,imm
- **description:** Theimmediateconstantissignextended and summed with the contents of the source register *sreg1*. The resultisplaced to the destination register *dreg*. Exception is generated if the result exceeds 2 ³¹-1 or falls below-2 ³¹. In 16 bit mode the register drist he first source register and the destination.
- **notes:** Operationiscarriedoutusingtwoscomplementarithmetics. Seethepermittedvaluesfortheimmediateinthetable'Permitted valuesforimmediateconstants'.

<u>addiu</u>

- syntax: (cond,creg)addiu dreg,sreg1,imm/ addiudr,imm
- **description:** Theimmediateconstantiszeroextendedandsummedwiththe contents of the source register sreg1. The resultisplaced to the destination register dreg. Overflow is ignored. In 16 bit mode the register drist he first source register and the destination.
- flags: Z,N,C(creg0)
- **notes:** Theregisteroperandcanalsobenegativeeventhoughtheinstructionis supposedtobe' *addwithimmediate,unsignedoperands* '.Theonly differencetoaddiisthatpossibleoverflowconditionisignored.In generaladditionprocedureisexactlythesameforbothkindsof operands(2Corunsigned)onlytheresultisinterpreteddifferently(in thiscasebytheprogrammerorcompiler).Flagsaresetasexpected whenusing2Carithmetic.Seethepermittedvaluesfortheimmediate inthetable'Permittedvaluesforimmediateconstants'.

<u>addu</u>

syntax: (cond,creg)addu dreg,sreg1,sreg2/ addudr,sr

description: The contents of the source registers *sregi* are summed together and the resultisplaced to the destination register *dreg*. Overflow is ignored. In 16 bit mode the register drist he second source and the destination.

flags: C,N,Z(CREG0)

notes: Additionwiderthan32bitscanbecarriedoutasfollows:Add thelower32bitswith *addu*andaddonetotheupper32bitsifcarry wassetinconditionregistercreg0asaresultofthefirstaddition.The registeroperandscanalsobenegativeeventhoughtheinstructionis supposedtobe' *add,unsignedoperands* '.Theonlydifferencetoaddis thatpossibleoverflowconditionisignored.Ingeneraladdition procedureisexactlythesameforbothkindsofoperands(2Cor unsigned)onlytheresultisinterpreteddifferently(inthiscasebythe programmerorcompiler).Flagsaresetasexpectedwhenusing2C arithmetic.

and

- syntax: (cond,creg)and dreg,sreg1,sreg2/ anddr,sr
- **description:** BitwiseBooleanANDoperationisperformedtothecontentsofthe sourceregisters *sregi*.Theresultisplacedtothedestinationregister *dreg*.In16bitmodetheregisterdristhesecondsourceandthe destination.

<u>andi</u>

- syntax: (cond,creg)andi dreg,sreg1,imm/ andidr,imm
- **description:** Theimmediateconstantiszeroextended.BitwiseBooleanAND operationisperformedtotheextendedimmediateandthecontentsof thesourceregister *sreg1*.Theresultisplacedtothedestinationregister *dreg*.In16bitmodetheregisterdristheregistersourceandthe destination.
- **notes:** See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

syntax: bc creg,imm/ bcimm

description:If the carry flag in the condition registercreg is high, programexecution branchestot arget address specified by the immediateimm.The target address is calculated as follows: The immediate offsetimmis shifted left by one bit and sign extended. The sign extended offset isadded to the contents of the program counter PC. In 16 bit mode the
condition register used is all ways creg 0

notes: Thisinstructioncannotbeexecutedcontitionally.The instructionfollowingthisinstructionisalwaysexecuted(branchslot). Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor immediateconstants'.

<u>begt</u>

- syntax: begt creg,imm/ begtimm
- **description:** If the flags in the condition register *creg* indicate that the condition **eqt** (equalor greater than) is true, programe xecution branches to target address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and signext ended. The signext ended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is allways creg 0
- **notes:** Thisinstructioncannotbeexecutedcontitionally.The instructionfollowingthisinstructionisalwaysexecuted(branchslot). Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor immediateconstants'.

<u>belt</u>

- syntax: belt creg,imm/ beltimm
- **description:** If the flags in the condition register *creg* indicate that the condition **elt** (equalor less than) is true, program execution branches to target address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and sign extended. The sign extended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is allways creg 0

notes: Thisinstructioncannotbeexecutedcontitionally.The instructionfollowingthisinstructionisalwaysexecuted(branchslot). Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor immediateconstants'.

<u>beq</u>

- syntax: beq creg,imm/ beqimm
- **description:** If the flags in the condition register *creg* indicate that the condition **eq** (equal) is true, program execution branches to target address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and sign extended. The sign extended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is all ways creg 0
- **notes:** Thisinstructioncannotbeexecutedcontitionally.The instructionfollowingthisinstructionisalwaysexecuted(branchslot). Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor immediateconstants'.

<u>bgt</u>

syntax: bgt creg,imm/ bgtimm

- **description:** If the flags in the condition register *creg* indicate that the condition **gt** (greater than) is true, program execution branches to target address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and sign extended. The sign extended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is allways creg0
- notes:Thisinstructioncannotbeexecutedcontitionally.The
instructionfollowingthisinstructionisalwaysexecuted(branchslot).
Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See
thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor
immediateconstants'.

syntax: blt creg,imm/ bltimm

- **description:** If the flags in the condition register *creg* indicate that the condition **lt** (less than) is true, programe execution branches to target address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and sign extended. The sign extended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is allways creg 0
- **notes:** Thisinstructioncannotbeexecutedcontitionally.The instructionfollowingthisinstructionisalwaysexecuted(branchslot). Thebranchoffsetiscalculatedrelativetotheinstructionintheslot.See thepermittedvaluesfortheimmediateinthetable'Permittedvaluesfor immediateconstants'.

<u>bne</u>

- syntax: bne creg,imm/ bneimm
- **description:** If the flags in the condition register *creg* indicate that the condition **ne** (not equal) is true, programe execution branchestot arget address specified by the immediate *imm*. The target address is calculated as follows: The immediate offset *imm* is shifted left by one bit and sign extended. The sign extended offset is added to the contents of the program counter PC. In 16 bit mode the condition register used is allways creg0
- **notes:** This instruction cannot be executed contitionally. The instruction following this instruction is always executed (branchslot). The branch offset is calculated relative to the instruction in the slot. See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>chrs</u>

syntax: chrs imm

description: Specifieswhichregistersetisusedforreadingorwriting.Thesource register(s)andthedestinationregisterdoesn'thavetoresideinthe sameset. Theregistersetstobeusedarespecifiedbytheimmediate *imm*accordingtothefollowingtable:

imm	write	read
0(00b)	set1(userset)	set1(userset)
1(01b)	set1(userset)	set2(superuserset)
2(10b)	Set2(superuserset)	set1(userset)
3(11b)	Set2(superuserset)	set2(superuserset)

notes: Whenexecutioninthesuperusermodebeginsthedefaultregisterset forreadingandwritingisthesuperuserset(set2).Whenreturning backtotheusermodethedefaultregistersetistheuserset(set1).This commandisallowedonlyinsuperusermode.Anexceptionis generatedonanattempttousethiscommandinusermode.Asaresult, theusercannotseetheregistersetintendedonlyforsuperuser.Not allowedtobeexecutedconditionally.

<u>cmp</u>

syntax: cmpc	reg,sreg1,sreg2/	cmpsr1,sr2
--------------	------------------	------------

description: The contents of the source registers *sregi/sri* are compared as if they were signed numbers. The operation is logically done by subtracting the contents of *sreg2/sr2* from the contents of *sreg1/sr1*. Flags N, Z and Caresetor cleared accordingly and saved to the condition register *creg*. In 16 bit mode the condition register is all ways creg0.

flags: N,Z,C

notes: Thelogical subtraction *sreg1-sreg2/sr1-sr2* cannot over/underflow. This instruction cannot be executed contitionally.

<u>cmpi</u>

syntax: cmpicreg,sreg1,imm/ cmpisr,imm

description: Theimmediateconstant *imm*issignextendedandcomparedtothe contentsofthesourceregister sreg1/sr1 asiftheyweresigned numbers. Theoperationislogicallydonebysubtractingtheimmediate *imm*fromthecontentsof sreg1/sr1. FlagsN, ZandCaresetorcleared accordinglyandsavedtotheconditionregister *creg*. In 16 bitmodethe conditionregisterisallwayscreg0.

flags: N,Z,C

notes: Thelogical subtraction *sreg1-imm/sr-imm* cannot over/underflow. This instruction cannot be executed contitionally. See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>conb</u>

- **syntax:** (cond,creg) **conb** dreg,sreg1,sreg2/ **conb**dr,sr
- description: Concatenatestheleastsignicantbytesfromthesourceregisterstoform ahalfword.Theleastsignificantbytefromtheregistersreg1becomes themostsignificantbyteofthehalfwordandtheleastsignificantbyte fromtheregistersreg2becomestheleastsignificantbyteofthe halfword.Theresultinghalfwordissavedtothedestinationregister dreg.Theupperhalwordoftheresultisfilledwithzeros.In16bit modedrcorrespondstothesecondsourceregistersreg2(andthe destination)andsrcorrespondstosreg1.
- **notes:** Notethatorderingofoperandsisdifferentin16bitmodefromthatof 32bitmode.

<u>conh</u>

- **syntax:** (cond,creg) **conh** dreg,sreg1,sreg2/ **conh**dr,sr
- **description:** Concatenatestheleastsignicanthalfwordsfromthesourceregistersto formaword.Theleastsignificanthalfwordfromtheregistersreg1 becomesthemostsignificanthalfwordofthewordandtheleast significanthalfwordfromtheregistersreg2becomestheleast significanthalfwordoftheword.Theresultingwordissavedtothe destinationregisterdreg.In16bitmodedrcorrespondstothesecond sourceregistersreg2(andthedestination)andsrcorrespondstosreg1.

notes: Notethatorderingofoperandsisdifferentin16bitmodefrom thatof32bitmode.

<u>cop</u>

- syntax: cop imm1,imm2(CoprocessorOperation)
- **description:** Movestheimmediate *imm2*(instructionwordofthecoprocessorin question)tocoprocessornumber *imm1*.Theimmediate *imm1*specifies oneoffourpossiblecoprocessorswithvalues0,1,2or3.Thelengthof the *imm2*is24bits.

notes: Canbeusedonlyin32bitmode.Thisinstructioncannotbe executed contitionally.Seecoprocessorinterface.

<u>di</u>

syntax:didescription:Disablesmaskableinterrupts.notes:Notpermittedtobeexecutedconditionally.See'Interruptsand
exceptions'fordefinitionsanddetails

<u>ei</u>

syntax:	ei
description:	Enablesmaskableinterrupts.
notes:	Notpermittedtobeexecutedconditionally.See'Interruptsand exceptions'fordefinitionsanddetails

<u>exb</u>

syntax: (cond,creg) exb dreg,sreg,imm

description: Extractsthebytespecifiedbytheimmediate *imm*fromthesource register *sreg/sr*andplacesittotheleastsignificantendofthe destinationregister dreg/dr. Theupperthreebytesinthedestination registerarecleared. The extracted byte is specified according to the following table.

Highend	byte3	byte2	byte1	byte0	sreg
---------	-------	-------	-------	-------	------

imm	byte
0	byte0
1	byte1
2	byte2
3	byte3
other	undefined

<u>exbf</u>

syntax:	(cond,creg) exbf dreg,sreg1,sreg2/ exbfdr,sr
description:	Operateslike exbfi , but the eleven bits defining the extracted field are read from the least significant end of the source register <i>sreg2</i> . In the 16 bit mode <i>dr</i> is the second source and the destination.
notes:	Example. Suppose that avariable length bit field should be extracted from register R0(could be for example as ubaddress field in a message frame). Assume that the length of the bit field of interest is contained in register R1 and the ls bposition is in register R2. The following code could be used to extract the bit field to R3: slliR2,R2,6 or R2,R2,R1
	exbf R3,R0,R2

Seealso exbfi.

<u>exbfi</u>

syntax	:	ex	bfi dr	reg,sr	eg1,ir	nm									
descrij	ption:	reg dra fol the bit po oft 32	Extractsabitfieldofarbitrarylengthandpositionfromthesource register <i>sreg1</i> andplacesittothelowendofthedestinationregister <i>dreg</i> .Bitfieldlengthandpositionaredefinedbytheimmediate <i>imm</i> as follows:Sixmostsignificantbitsoftheimmediatedefinethelengthof thebitfieldasx,wherexisanunsignedintegerformedbythosesix bits.Fivelastsignificantbitsoftheimmediate <i>imm</i> specifytheLSB positionoftheextractedbitfieldinthesourceregister.Thetotallength oftheimmediateiselevenbits.Iftheextractedbitfieldisshorterthan 32bits,theextrabitpositionsinthedestinationregisterarefilledwith zeros.												
notes:	 S: Canbeusedonlyin32bitmode.Thisinstructioncannotbeexecuted contitionally. Example. Extractingthefieldmarked'FIELD'fromthesourceregister: 														
	F	Ι	Е	L	D										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

x=5(000101)andLSBposition=10(01010)=> im 00010101010b=AAh

imm=

exh

- syntax: (cond,creg) exhdreg,sreg1,imm
- **description:** Extracts the half words pecified by the immediate *imm* from the source register *sreg l/sr* and places it to the least significant end of the destination register *dreg/dr*. The upper half word in the destination register is cleared. If *imm*=0, then the least significant half word is extracted, otherwise the most significant half word is extracted.

<u>jal</u>

syntax: jalimm

description: Programexecutionbranchestotargetaddressspecifiedbythe immediate *imm*.Thetargetaddressiscalculatedasfollows:The immediateoffset *imm*isshiftedleftbyonebitandsignextended.The signextendedoffsetisaddedtothecontentsoftheprogramcounter

PC. Link address is saved to register R31/SR31. The link address is the address of the next instruction after branch slot.

notes: This instruction cannot be executed contitionally. The instruction following this instruction is always executed (branchslot). The jump offset is calculated relative to the instruction in the slot. See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>jalr</u>

- syntax: (cond,creg) jalr sreg1
- **description:** Programexecutionbranchestotargetaddressspecifiedbythecontents ofthesourceregister *sreg1/sr*.Linkaddressissavedtoregister R31/SR31.Thelinkaddressistheaddressofthenextinstrucionafter branchslot.
- notes:Theinstructionfollowingthisinstructionisalwaysexecuted(branch
slot).Conditionaljumps(branches)whichcanreachthewholeaddress
spacecanbesynthesizedbyexecutingthisinstructionconditinally.

<u>jmp</u>

syntax: jmp imm

- **description:** Programexecutionbranchestotargetaddressspecifiedbythe immediate *imm*.Thetargetaddressiscalculatedasfollows:The immediateoffset *imm*isshiftedleftbyonebitandsignextended.The signextendedoffsetisaddedtothecontentsoftheprogramcounter PC.
- **notes:** This instruction cannot be executed contitionally. The instruction following this instruction is always executed (branchslot). The jump offset is calculated relative to the instruction in the slot. See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>jmpr</u>

syntax:	(cond,creg) jmpr sreg1
description:	Programexecutionbranchestotargetaddressspecifiedbythecontents of the source register <i>sreg1/sr</i> .
notes:	Theinstructionfollowingthisinstructionisalwaysexecuted(branch slot).Conditionaljumps(branches)whichcanreachthewholeaddress spacecanbesynthesizedbyexecutingthisinstructionconditinally.

<u>ld</u>

syntax: (cond,creg) lddreg,sreg1,imm

- **description:** Loadsa32bitdatawordfrommemorytothedestinationregister dreg/dr. Theaddressofthedataiscalculatedasfollows: The immediateoffset *imm*issignextendedandaddedtothecontentsofthe sourceregister sreg1/sr. Twoleastsignificantbitsoftheresulting addressareignoredandalwaysdrivenlow, so the dataisexpected to bealigned toword boundary.
- **notes:** Theresultoftheaddresscalculationdoesn'thavetobealignedtoword boundary.Thetwoleastsignificantbitscanbeusedforexampleas byteindex.See **exb**instruction.Seethepermittedvaluesforthe immediateinthetable'Permittedvaluesforimmediateconstants'.

<u>lli</u>

- syntax: llidreg,imm
- **description:** Loadsthelowerhalfwordofthedestinationregister *dreg*withthe immediate *imm*.Theupperhalfofthedestinationregisteriscleared.
- **notes:** Canbeusedonlyin32bitmode.Thisinstructioncannotbeexecuted contitionally.Seethepermittedvaluesfortheimmediateinthetable 'Permittedvaluesforimmediateconstants'.

<u>lui</u>

syntax: luidreg,imm

- **description:** Loadstheupperhalfwordofthedestinationregister *dreg*withthe immediate *imm*.Thelowerhalfofthedestinationregisteriscleared.
- **notes:** Canbeusedonlyin32bitmode.Thisinstructioncannotbe executedcontitionally.Seethepermittedvaluesfortheimmediatein thetable'Permittedvaluesforimmediateconstants'.

<u>mov</u>

syntax:	(cond,creg) mov dreg,sreg1	
description:	Copiesthecontentsofthesourceregister register <i>dreg/dr</i> .	sreg1/sr tothedestination

movcfc

- syntax: (cond,creg) movcfc imm,dreg
- **description:** Copiesthecontentsofthestatus/controlregisterofthecoprocessor number *imm* tothedestinationregister *dreg/dr*.Theimmediate *imm* is usedtospecifyoneofthefourpossiblecoprocessors:0,1,2or3.

notes: Thiscommandisequivalentto **movdfc** imm,dreg,0.See 'CoprocessorInterface'.

movctc

- syntax: (cond,creg) movctc imm,sreg1
- **description:** Copiesthecontentsofthesourceregister *sreg1/sr* tothecoprocessor control/statusregister. Theimmediate *imm*isusedtospecifyoneofthe fourpossiblecoprocessors:0,1,2or3.
- **notes:** Thiscommandisequivalentto **movdtc** imm,0,sreg1.See 'CoprocessorInterface'.

movdfc

syntax:	(cond,creg)	movdfc imm,dreg,cp_sreg
---------	-------------	--------------------------------

- **description:** Copiesthecontentsofoneoftheregistersinthecoprocessornumber *imm* tothedestinationregister dreg/dr. Theimmediate *imm* is used to specify one of the four possible coprocessors: 0, 1, 2 or 3. *Cp_reg* is an index to the coprocessor register file.
- **notes:** See 'CoprocessorInterface'.

movdtc

- syntax: (cond,creg) movdtc imm,cp_dreg,sreg1
- **description:** Copiesthecontentsofthesourceregister sreg1/srtothecoprocessor register cp_dreg . Theimmediate *imm*isusedtospecifyoneofthefour possiblecoprocessors:0,1,2or3.
- **notes:** See 'CoprocessorInterface'.

<u>mulhi</u>

- syntax: (cond,creg) mulhi dreg
- description:Returnstheupper32bitsofa64bitproductbasedontheprevious
instructionwhichhastobeoneoftheinstructions
mulus, mulus, mulus, mulus
- notes: Seealso mulu,muli, mulsja mulus.

<u>muli</u>

- syntax: (cond,creg) muli dreg,sreg1,imm/ mulidr,imm
- **description:** Multipliesthecontentsofthesourceregister *sreg1* with the sign extended immediate *imm* and places the result to the destination register *dreg*. The operands are assumed to be signed integers (2C). In 16 bit mode *dr* is the source and the destination register.

notes: See **mulhi**forrecoveringtheupper32bitsofaproductlongerthan32 bits.Seethepermittedvaluesfortheimmediateinthetable'Permitted valuesforimmediateconstants'.

<u>muls</u>

syntax: (cond,creg) muls dreg,sreg1,sreg2/ mulsdr,sr

description: Multipliesthecontentsofthesourceregister *sreg1* with the source register *sreg2* and places the lower 32 bits of the result to the destination register *dreg*. The operands are assumed to be signed integers (2C). In 16 bit mode *dr* is the second source register and the destination.

notes: See **mulhi**forrecoveringtheupper32bitsofaproductlongerthan32 bits.

<u>muls_16</u>

- syntax: (cond,creg) muls_16 dreg,sreg1,sreg2/ muls_16dr,sr
- **description:** Multipliesthelowerhalfwordofthesourceregister sreg1 with the lowerhalfwordofthesourceregister sreg2 and places the result to the destination register dreg. The operands are assumed to be signed integers (2C). In 16 bit mode dr is the second source register and the destination.

<u>mulu</u>

- syntax: (cond,creg) mulu dreg,sreg1,sreg2/ muludr,sr
- **description:** Multipliesthecontentsofthesourceregister *sreg1* with the source register *sreg2* and places the lower 32 bits of the result to the destination register *dreg*. The operands are assumed to be unsigned integers). In 16 bit mode *dr* is the second source register and the destination.
- **notes:** See **mulhi**forrecoveringtheupper32bitsofaproductlonger than32bits.

<u>mulu_16</u>

- syntax: (cond,creg) mulu_16 dreg,sreg1,sreg2/ mulu_16dr,sr
- **description:** Multipliesthelowerhalfwordofthesourceregister *sreg1* with the lowerhalfwordofthesourceregister *sreg2* and places the result to the destination register *dreg*. The operands are assumed to be unsigned integers. In 16 bit mode *dr* is the second source register and the destination.

<u>mulus</u>

- syntax: (cond,creg) mulus dreg,sreg1,sreg2/ mulusdr,sr
- **description:** Multiplies the contents of the source register sreg1 with the source register sreg2 and places the lower 32 bits of the result to the destination register dreg. The operand in register sreg1 is assumed to be an unsigned integer and the operand in register sreg2 is assumed to be asigned integer. In 16 bit mode dr is the second source register and the destination.
- **notes:** See **mulhi**forrecoveringtheupper32bitsofaproductlongerthan32 bits.

<u>mulus_16</u>

- syntax: (cond,creg) mulus_16 dreg,sreg1,sreg2/ mulus_16 dr,sr
- **description:** Multipliesthelowerhalfwordofthesourceregister sreg1 with the lowerhalfwordofthesourceregister sreg2 and placestheresult to the destination register dreg. The operand in register sreg1 is assumed to be an unsigned integer and the operand in register sreg1 is assumed to be asigned integer. In 16 bit mode dr is the second source register and the destination.

<u>nop</u>

syntax: nop

- description: Idlecommandthatdoesnotalterthestateoftheprocessor.
- **notes:** Seethelistofinstructionswhichrequireasucceedingnop.This instructioncannotbeexecutedconditionally(evenifitcouldit wouldn'thaveanyeffectanyway).

<u>not</u>

- syntax: (cond,creg) notdreg,sreg1
- **description:** PerformsabitwiseBooleanNOToperationtothecontentsofthe sourceregister *sreg1/sr* and places the result to the destination register *dreg/dr*.

<u>or</u>

- syntax: (cond,creg) ordreg,sreg1,sreg2/ ordr,sr
- **description:** PerformsabitwiseBooleanORoperationtothecontentsofthesource registers *sregi*andplacestheresulttothedestinationregister *dreg*.In 16bitmodedristhesecondsourceandthedestinationregister.

<u>ori</u>

- syntax: (cond,creg) oridreg,sreg1,imm/ oridr,imm
- **description:** PerformsabitwiseBooleanORoperationtothecontentsofthesource register *sreg1* and zeroextented immediate *imm*. The resultisplaced to the destination register *dreg*. In 16 bit moded rist hesource and the destination register.
- **notes:** See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>rcon</u>

- syntax: rconsreg1
- **description:** Restores the contents of all the condition registers from the source register *sreg1*.
- **notes:** This instruction is not allowed to be executed conditionally. See programming hints.

<u>reti</u>

syntax:	reti	
description:	Usedforreturningfromaninterruptserviceroutine.LoadsPCand PSRfromthehardwarestack.	
notes:	Seeprogramminghints.Notallowedtobeexecutedconditionally. instrcutionfollowingretiallwayshastobeanop!	The
	<u>retu</u>	

description: Usedforreturningormovingfromsystemcode/superusermodeto usermode.Executionofusercodestartsfromaaddressinregister SR31.StatusflagsarecopiedfromtheregisterPSR_2.(Theyshouldbe setappropriatelybeforeissuingretu).

syntax:

retu

notes:Seescall. Seeprogramminghints.Notallowedtobeexecuted
conditionally.Theinstrcutionfollowingretuallwayshastobea
nop!

<u>scall</u>

syntax: (cond,creg) scall description: Systemcalltransferstheprocessortothesuperusermodeand executionofinstructionsbeginsataddress sys addr c.Thelink address is saved into the register SR31. The link address is the address is theof the instruction following **nop** (see not esbelow). The state of the processorbeforescalliscopiedtotheregisterPSR_2. notes: Whentransferringthecontroltosuperusercodethedefaultsettingsare 32bitmode, interrupts disabled and superuser registerset (both read andwrite). As with branches and jumps also this instruction has a branchslotwhichinthiscasehastobefilledwitha **nop**instruction. See retu. See also configuring the core before synthesis: configuration_pkg.vhd

<u>scon</u>

- syntax: scon dreg
- **description:** Savesthecontentsofalltheconditionregisterstothe(lowendof) destinationregister *dreg*.
- **notes:** Thisinstructionisnotallowedtobeexecutedconditionally.See programminghints.

<u>sext</u>

- syntax: (cond,creg) sext dreg,sreg1,sreg2/ sextdr,sr
- **description:** Worksas **sexti**, but the position of the sign bit is calculated by using the five least significant bits from the source register *sreg2*. In 16 bit moded rist the second source register and the destination.
- notes: Seealso sexti.

<u>sexti</u>

- syntax: (cond,creg) sexti dreg,sreg,imm/ sexti dr,imm
- **description:** Signextendstheoperandinthesourceregister *sreg* and placesthe resulttothedestinationregister *dreg*. The position of the signbit is specified by the immediate *imm* (0 corresponds to LSB and 31 corresponds to MSB). In 16 bit mode *dr* is the source register and the destination.
- **notes:** See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>sll</u>

- syntax: (cond,creg) slldreg,sreg1,sreg2/ sll drsr
- **description:** Performsthelogicalshiftlefttothecontentsofthesourceregister sreg1/sr and places the result to the destination register dreg/dr. The sixle ast significant bits in the source register sreg2 specify the amount of shift. In 16 bit mode dr is the second source register and the destination.

notes: If the unsigned integer formed by the six least significant bits in the source register *sreg2* imply a shift of more than 32 positions then the result will be a shift of 32 positions (which is zero).

<u>slli</u>

syntax: (cond,creg) sllidreg,sreg1,imm/ sllidr,imm

description:Performsthelogicalshiftlefttothecontentsofthesourceregister
sreg1 andplacestheresulttothedestinationregisterdreg.The
immediate immspecifiestheamountofshift.In16bitmodeourceregisterandthedestination.

notes: See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>sra</u>

- syntax: (cond,creg) sradreg,sreg1,sreg2/ sra drsr
- **description:** Performs the arithmetic shift right to the contents of the source register sreg 1/sr and places the result to the destination register dreg/dr. The six least significant bits in the source register sreg 2 specify the amount of shift. In 16 bit mode dr is the second source register and the destination.
- **notes:** If the unsigned integer formed by the six least significant bits in the source register *sreg2* imply a shift of more than 32 positions then the result will be a shift of 32 positions.

<u>srai</u>

- syntax: (cond,creg) sraidreg,sreg1,imm/ sraidr,imm
- **description:** Performs the arithmetic shift right to the contents of the source register sregl and places the result to the destination register dreg. The immediate *imm* specifies the amount of shift. In 16 bit mode dr is the source register and the destination.
- **notes:** See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>srl</u>

syntax: (cond,creg) srldreg,sreg1,sreg2/ srl drsr

- **description:** Performsthelogicalshiftrighttothecontentsofthesourceregister sreg1/sr and placestheresulttothedestination register dreg/dr. The sixleast significant bits in the source register sreg2 specify the amount of shift. In 16 bit mode dr is the second source register and the destination.
- **notes:** If the unsigned integer formed by the six least significant bits in the source register *sreg2* imply a shift of more than 32 positions then the result will be a shift of 32 positions.

<u>srli</u>

- syntax: (cond,creg) srlidreg,sreg1,imm/ srlidr,imm
- **description:** Performsthelogicalshiftrighttothecontentsofthesourceregister *sreg1* and places the result to the destination register *dreg*. The immediate *imms* pecifies the amount of shift. In 16 bit mode *dr* is the source register and the destination.
- **notes:** See the permitted values for the immediate in the table 'Permitted values for immediate constants'.

<u>st</u>

- syntax: (cond,creg) stsreg2,sreg1,imm
- **description:** Storesthedatainthesourceregister *sreg2/sr2*tomemorylocation whosaddressiscalculatedasfollows:Theimmediateoffset *imm*is signextendedandaddedtothecontentsofthesourceregister *sreg1/sr1*.
- **notes:** Twoleastsignificantbitsofthedataaddressarealwaysdrivenlow independentoftheaddresscalculation,sothedataisalignedtoword boundary.See **ld**.Seethepermittedvaluesfortheimmediateinthe table'Permittedvaluesforimmediateconstants'.

<u>sub</u>

syntax:	(cond,creg)	subdreg,sreg1	,sreg2/	sub dr.sr
S J II COMMIN	(00110,0105)	54664105,51051	,51082/	San ar, sr

description: The contents of the source register sreg2 is subtracted from the contents of the source register sreg1 and the result is placed to the destination register dreg. Exception is generated if the result exceeds 2^{31} -1 or falls below - 2^{-31} . In 16 bit mode dr is the second source register and the destination.

notes: Operationiscarriedoutusingtwoscomplementarithmetics

<u>subu</u>

syntax: (cond,creg) subudreg,sreg1,sreg2/ subu dr,sr

description: The contents of the source register *sreg2* is subtracted from the contents of the source register *sreg1* and the result is placed to the destination register *dreg*. In 16 bit mode *dr* is the second source register and the destination.

flags: Z,C,N

notes: Over/underflowisignored.Seeprogramminghints

<u>swm</u>

syntax:	swm imm
description:	Changestheinstructionlengthmode(16bit?32bit).Thevalueofthe immediate <i>imm</i> specifiesthemode: <i>imm</i> =16=>switchto16bitmode, <i>imm</i> =32=>switchto32bitmode.
flags:	IL
notes:	This instruction is not allowed to be executed conditionally. See the permitted values for the immediate in the table 'Permitted values for immediate constants'. The instruction following swmall ways has to be an op!

<u>trap</u>

syntax:	trap	
description:	Generatesasoftwaretrap.Executionisstartedattheaddressof exceptionhandlindroutine excep_addr_c .Theaddressofthe instructionissavedintheEPCregister.	trap
notes:	This instruction is not allowed to be executed conditionally. See programming hints. This instruction could be used to fill unused memory to catch programs which 'loose control'.	

<u>xor</u>

syntax: (cond,creg) xordreg,sreg1,sreg2/ xor dr,sr

description: PerformsabitwiseXORoperationtothecontentsofthesource registers sreg1 and sreg2. Theresultis placedtothedestination register dreg.In16bitmodethebitwisexorisperformedtothe contentsof dr and sr and the resultis placed into dr.

	Permittedvaluesfor imm			
instruction	16bit	32bit		notes
		conditional	unconditional	_
addi	$-2^6 \dots 2^{6} - 1$	-2 ⁸ 2 ⁸ -1	$-2^{14}2^{14}-1$	
addiu	02 ⁷ -1	02 9-1	02 ¹⁵ -1	
andi	02 ⁷ -1	02 9-1	02 ¹⁵ -1	
bxx ¹	-2 ⁹ 2 ⁹ -1	-	$-2^{21}2^{21}-1$	
chrs	03	-	03	
cmpi	-2 ⁶ 2 ⁶ -1	-	-2 ¹⁶ 2 ¹⁶ -1	
cop(imm1) ²	-	-	03	Only32bitmode
exb	03	03	03	
exbfi	-	-	02 ¹¹ -1	Only32bitmode
exh	0or1	0or1	0or1	
jal	-2 ⁹ 2 ⁹ -1	-	$-2^{24}2^{24}-1$	
jmp	-2 ⁹ 2 ⁹ -1	-	$-2^{24}2^{24}-1$	
ld	-87	-2 ⁸ 2 ⁸ -1	$-2^{14}2^{14}-1$	
lli	-	-	02 ¹⁶ -1	Only32bitmode
			(or	
			-2 ¹⁵ 2 ¹⁵ -1)	
lui	-	-	02 ¹⁶ -1	Only32bitmode
			(or 0)	
<u> </u>	0.0	0.0	-2 ¹⁵ 2 ¹⁵ -1)	
movcfc/	03	03	03	
movdfc ²	(imm1)	(imm1)	(imm1)	
movete/	03	03	03	
movdtc ²	(imm1)	(imm1)	(imm1)	
muli	-2 ⁶ 2 ⁶ -1	-2 ⁸ 2 ⁸ -1	$-2^{14}2^{14}-1$	
ori	02 ⁷ -1	02 9-1	02 ¹⁵ -1	
sexti	031	031	031	
slli	032	032	032	
srai	032	032	032	
srli	032	032	032	
st	-87	-2 ⁸ 2 ⁸ -1	-214 2 14-1	
swm ³	16or32	1	16or32	

Table1, Permittedvaluesforimmediateconstants.

¹xxisoneofthefollowing: *c*, *blt*, *bne*, *bgt*, *beq*, *begt*or *belt*

² *imm1* isavalue in the range 0...3. *Imm2* is an instruction word recognized by a coprocessor. See the definition of the instruction *cop*.

³Actuallyonlyonebit(bitwithweight32)ischecked,soothervaluesarealso

acceptable. It is recommended though that assemble ronly allows values in the table.