Instruction execution cycle times

General

Address or data available in stage X means that it has been calculated during the previous cycle(s) and can be used as input to stage X. In all cases data will be written to register file during stage 5.

In stage X means that the instruction in question has propagated to stage X even though the instruction might not be 'active' anymore, that is, it does not change the state of the registers nor outputs of the core. For example all jumps basicly evaluate an address in stage 1 which is availabe in stage 2. Some of them save a link address, so they are active until write back stage.

Cycle times below are for the ideal case of zero pipeline stall cycles. Pipeline stalls are mainly caused by cache memory misses and data dependencies. In ideal conditions the throughput of pipeline is one instruction per cycle.

Other instructions on the pipeline can use the data/flags as soon as it's ready (column 5 in table 2).

n	operations	notes
0	- instruction address increment	
	- current instruction address check (calculated previously)	
	- instruction fetch(from the current address).	
1	- 16bit to 32bit instuction extending	Execution condition and branch
	- immediate operand extending	condition is checked(not
	- jump address calculation	evaluated) in stage 1 !
	- decoding for control 1(CCU)	
	- operand forwarding (ALU operands)	
	 register operand fetch & operand selection 	
	- execution condition check (jumps and others). Includes	
	condition register bank read.	
	- evaluation of new status flags (PSR)	
	- instruction check (unused opcodes, mode dependent	
	instructions)	
2	 coprocessor operand selection 	
	 forwarding of data latched from memory bus 	
	- ALU execution, step 1	
	 address calculation for data memory access 	
	- flag evaluation (Z, N, C)	
3	- coprocessor access	CR has internal forwarding. Flags
	- condition register bank write (with scon, read)	calculated in the previous cycle
	- ALU execution, step 2	can be seen directly on output of
	- data memory address checks: user, CCB and overflow.	CR if needed. Special output for
	 data forwarding for memory access(st –instruction only) 	scon -instruction, all_out, does
		not have forwarding.
4	 cor control block (CCB)access 	
	- data memory access	
	- ALU execution, step 3	
5	- register write back	Note that register file RF has
		internal forward control which
		means that data calculated during
		stage 4 is visible directly to stage
		1 if needed

Table 1, Stage definitions

Instruction timing

Table 2, Instruction cycle timing

instruction	ALU	latency	Address	Address	Data	Condition	PSR
	cycles	from	on bus	check		flags	flags
	-	instruction		complete		-	_
		fetch to					
		data					
		available					
	cycl	le count		ready/a	vailabl	e in stage	
add	1	3	-	-	3	3	-
addi	1	3	-	-	3	3	-
addiu	1	3	-	-	3	3	-
addu	1	3	-	-	3	3	-
and	1	3	-	-	3	-	-
andi	1	3	-	-	3	-	-
bnc	0	-	2	3	-	-	-
bc	0	-	2	3	-	-	-
begt	0	-	2	3	-	-	-
belt	0	-	2	3	-	-	-
beq	0	-	2	3	-	-	-
bgt	0	-	2	3	-	-	-
blt	0	-	2	3	-	-	-
bne	0	-	2	3	-	-	-
chrs	0	-	-	-	-	-	2
стр	1	-	-	-	-	3	-
cmpi	1	-	-	-	-	3	-
conb	1	3	-	-	3	-	-
conh	1	3	-	-	3	-	-
сор	0	-	3 6	-	-	-	-
di	0	-	-	-	-	-	2
ei	0	-	-	-	-	-	2
exb	1	3	-	-	3	-	-
exbf	1	3	-	-	3	-	-
exbfi	1	3	-	-	3	-	-
exh	1	3	-	-	3	-	-
jal	0	3 5	2	3	3 3	-	-
jalr	0	3 3	2	3	3 3	-	-
jmp	0	-	2	3	-	-	-
jmpr	0	-	2	3	-	-	-
ld °	1	5 3	4 ′	4 '	5	-	-
lli	1	3	-	-	3	-	-
lui	1	3	-	-	3	-	-
mov	1'	3	-	-	3	-	-
movfc	0	4 *	3 °	-	4	-	-
movtc	0	-	3 °	-	-	-	-
mulhi	1-	5	-	-	5	-	-
muli	3	5	-	-	5	-	-
muls	3	5	-	-	5	-	-
muls_16	2	4	-	-	4	-	-
mulu	3	5	-	-	5	-	-
mulu_16	2	4	-	-	4	-	-
mulus	3	5	-	-	5	-	-

mulus_16	2	4	-	-	4	-	-
instruction	ALU	latency	Address	Address	Data	Condition	PSR
	cycles	from	on bus	check		flags	flags
		instruction		complete			
		fetch to					
		data					
		available					
	cycl	le count		ready/a	vailabl	e in stage	
nop	0	-	-	-	-	-	-
not	1	3	-	-	3	-	-
or	1	3	-	-	3	-	-
ori	1	3	-	-	3	-	-
rcon	0	-	-	-	-	3	-
reti	0	-	2	3	-	-	2
retu	0	-	2	3	-	-	2
scall	0	3 ⁵	2	3	3	-	2
scon	0	4	-	-	4	-	-
sext	1	3	-	-	3	-	-
sexti	1	3	-	-	3	-	-
sll	1	3	-	-	3	3	-
slli	1	3	-	-	3	3	-
sra	1	3	-	-	3	-	-
srai	1	3	-	-	3	-	-
srl	1	3	-	-	3	-	-
srli	1	3	-	-	3	-	-
st ⁸	1	-	4 7	4 7	-	-	-
sub	1	3	-	-	3	3	-
subu	1	3	-	-	3	3	-
swm	0	-	-	-	-	-	2
trap	0	-	3	-	-	-	-
xor	1	3	-	-	3	-	-

¹ Data is only routed through ALU
² Executed in step 3 of ALU, based on data evaluated on previous cycle.
³ Data from memory.
⁴ Data from a coprocessor.
⁵ Data in this case is the return address(link) to be saved to the link register.
⁶ Address in this case is coprocessor index and coprocessor register index => cop register address.
⁷ If address check is not passed, memory access will not take place.
⁸ If address falls in range of CCB addresses, no memory access is generated.

Program Counter update timing

Program counter can be updated from various sources:

- PC incrementer (normal sequential execution)
- Jump address calculation unit (PC relative jumps)
- Output port of the register file (jumps to absolute addresses)
- Interrupt control unit (Interrupt vectors)
- CCB special output ports (system calls and exceptions)
- data bus (boot address can be read from the data bus, if enabled)
- hardware stack (returning from an interrupt routine)

The actual timing, that is, the moment when a new address can be seen on the instruction address bus, depends on the source. The following table summarises the timing

Cause of change	Address source	Address	Address on bus
in program flow		calculated	
pc relative jumps:	Current PC and extended	stage 1	stage 2
bxx, jmp, jal	immediate offset from the		
	instruction in stage 1		
absolute jumps:	scall: a CCB register output	-	stage 2
jmpr, jalr, retu, scall	others: a RF register output		
return from an	hardware stack	Saved to HW stack	stage 4
interrupt routine:		before switching to	
reti		service routine.	
sequential increment	Current PC and PSR IL bit	next address:	stage 0
1		stage 0	
switching to	a CCB register output	-	x cycles after the exception was
exception handler			signalled.
2			
switching to an	a CCB register output	-	x cycles after the interrupt was
interrupt handler	and external offset if used.		signalled.
2			
reset	data bus if boot_sel -signal is	-	See chapter 'timing
	driven high, otherwise		specification' in document
	address is set internally to		COFFEE_interface.
	zero.		

Table 3, Instruction address timing

¹ Stages relate to instructions: In stage 0 the program counter points to the instruction being fetched. At the same time, next address is calculated. When an instruction is in stage 1 the program counter points to the next memory location. The memory address pointed to in stage 0 was evaluated on the previous cycle.

² See document about interrupts and exceptions

Note that after swm command, program counter is incremented twice with the old increment. Table 4 below shows the correct operation.

Some assumptions made to fill in the table below:

- Assume START is aligned to word boundary and the processor is in 32 bit mode.
- PC increment is calculated using previous mode, that is, the mode which was valid when the instruction currently in decode was fetched from memory.

instruction in decode		addr bus	processor mode	
instruction	address	PC	previous	current
pointed to	<=		mode	mode
add	START	START + 4		32
sub	START + 4	START + 8	32	32
mov	START + 8	START + 12	32	32
swm	START + 12	START + 16	32	32
nop	START + 16	START + 20	32	16
nop	START + 20	START + 22	16	16
add	START + 22	START + 24	16	16
sub	START + 24	START + 26	16	16
mov	START + 26	START + 28	16	16
swm	START + 28	START + 30	16	16
nop	START + 30	START + 32	16	32
nop	START + 32	START + 36	32	32
add	START + 36	START + 42	32	32
sub	START + 42	START + 46	32	32
mov	START + 46	START + 50	32	32
	Non ali	gned case be	low	
add	START	START + 4		32
sub	START + 4	START + 8	32	32
mov	START + 8	START + 12	32	32
swm	START + 12	START + 16	32	32
nop	START + 16	START + 20	32	16
nop	START + 20	START + 22	16	16
add	START + 22	START + 24	16	16
sub	START + 24	START + 26	16	16
swm	START + 26	START + 28	16	16
nop	START + 28	START + 30	16	32
nop	$\underline{START + 30}$	$\underline{START + 32}$	<u>32</u>	32
add	START + 32	START + 36	32	32
sub	START + 36	START + 42	32	32
mov	START + 42	START + 46	32	32

table 4, switching mode

Underlined row shows a case where increment is two even though the processor is in 32 bit mode. In these cases the address is aligned by hardware. This has no impact on programmer if normal alignment rules are followed.

Summa summarum: Different cases when switching mode

- **x** refers to an arbitrary word address (address divisible by four).

Case 1, switching from root to 5200, angled case.					
byte address \Rightarrow	x + 0	x + 1	x + 2	x + 3	
halfword address \Rightarrow	X -	x + 0 x + 2		+ 2	
word address \Rightarrow		X -	+ 0		
instruction \Rightarrow	SW	m	nop		
	no	op	-		
bits ⇒	3124	2316	158	70	

Case 1, switching from 16bit to 32bit, aligned case.

Notes about case 1:

- The last nop –instruction above can be replaced with 32 bit version filling also the empty space.

Case 2, switching from room to 520h, non-angled case.						
byte address \Rightarrow	x + 0	x + 1	x + 2	x + 3		
halfword address \Rightarrow	X -	- 0	x + 2			
word address \Rightarrow	x + 0					
instruction \Rightarrow	add swm			'n		
	nop nop			op		
bits \Rightarrow	3124	2316	158	70		

Case 2, switching from 16bit to 32bit, non-aligned case.

Case 3, switching from 32bit to 16bit.

byte address \Rightarrow	x + 0	x + 1	x + 2	x + 3	
halfword address \Rightarrow	X -	+ 0	X -	+ 2	
word address \Rightarrow	x + 0				
instruction \Rightarrow	swm				
	nop				
	ad	di	mı	ılu	
bits ⇒	3124	2316	158	70	

Notes about case 3:

 the 32 bit nop can be 'replaced' with two 16 bit nops to get a more general rule: ALWAYS ADD TWO 16 BIT NOPS AFTER SWM –INSTRUCTION INDEPENDENT OF MODE!

Pipeline stalls

Stall type	Explanation	Resolving	Insert	Disabled	Enabled	stall/wait
	-		nops to	stages	stages	cycles
			stage			
icache access	Wait cycle	Wait for the	1	0	15	
wait	counter for	counter in				
dcache access	icache, dcache or	question to reach	-	05	-	
wait	coprocessor has a	zero. Note that				115
cop access wait	nonzero value in	once started, a	-	05	-	
	it.	counter will not				
		halt before zero.				
icache miss	There is no valid	Wait for the	1	0	15	n
dcache miss	data in the	i_cache_miss	-	05	-	n
	requested	/d_cache_miss				
	address.	signal to go low.				
flag dependency	A branch	Wait in stage 1	2	01	25	1
	instruction or an	for the flags to be				
	instruction	ready.				
	executed					
	conditionally					
	needs flags which					
	are not ready yet.					
ALU data	An instruction	Wait in stage 1	2	01	25	12
dependency	needs register	until data is ready				
	operand(s) which	and can be				
	is/are not ready	forwarded.				
jump address	a jump needs	Wait in stage 1	2	01	25	13
dependency	register data	until data is ready				
	which is not	and can be				
	ready yet.	forwarded.				
bus reserved	ld or st –	Wait in stage 3	-	05	-	n
	instruction needs	(ld or st) until				
	data memory bus	signal bus_req				
	but it's reserved	goes low				
	by an external					
	device.	XXX 1. C 1	2	0.1		(1 1 7
atomic stall	A 32	Wait for the	2	01	25	n/115
	multiplication	memory access to				
	instruction in	finish.				
	stage 1 and icache					
	access wait or					
	icache miss					
DC a st suritable	active.	Wait fan tha	2	0 1	2.5	m/1 15
rC not writable	A jump –	wait for the	2	01	23	n/115
stan	to units DC host	finish				
	to write PC but	misn.				
	instruction is not					
	fotobod vot					
automal stall	stoll input in	wait for the stall		0.5		
external stall	stall –input is	signal to go low	-	05	-	n
request	unven mgn.	signal to go low.				

Table 5, Pipeline stall resolving

¹ The minimum access time for data memory, instruction memory and coprocessor access can be defined by software to be 1 to 16 clock cycles (1 start cycle + 0...15 wait cycles). Once an access starts it won't be stopped or restarted but it can be extended if some other stalls are active AFTER the minimum access time set by software. This means that overlapping stalls do not extend access times.

² atomic stall has priority over icache miss or icache access wait. A 32 bit multiplication instruction followed by mulhi instruction is an atomic operation, that is, these instructios have to be executed together and cannot be separated. When waiting for the next instruction from memory we cannot know if it is mulhi or not, thereby we must stall stage 1.

Number of wait bubbles caused by dependencies

*Table 6, Number of bubbles (nops) added in case of data depencencies: Instruction which need register operand(s) except jmpr and jalr.*²

Position of the instruction ¹	Number of ALU cycles ¹		
	1	2	3
2	0 bubbles	1 bubbles	2 bubbles
3	0 bubbles	0 bubbles	1 bubbles
4	0 bubbles	0 bubbles	0 bubbles

¹ The instruction which the other (currently in stage 1) depends on.

 2 2nd register operand of st –instruction is ignored when checking dependencies.

Table 7, Number of bubbles (nops) added in case of data depencencies: jmpr and jalr.

Position of the instruction ¹	Number of ALU cycles ¹				
	1	2	3		
2	1 bubbles	2 bubbles	3 bubbles		
3	0 bubbles	1 bubbles	2 bubbles		
4	0 bubbles	0 bubbles	1 bubbles		

¹ The instruction which the other (currently in stage 1) depends on.

Condition flags (Z, N, C) are always available when an instruction updating them is in stage 3. Therefore an instruction updating flags followed by an instruction using them causes one bubble to be added.

Number of bubbles added when switching context

General

An interrupt or an exception causes a hardware assisted context switch to take place. The pipeline is executed to a safe state feeding nop –instructions in and advancing instructions already on pipeline until they are all in 'safe state'.

An instruction is in safe state if

- It won't change PSR
- It won't change flags in condition register CR0
- It cannot cause any exceptions
- It won't change the value of PC

Note that in case of an exception, program counter is immediately updated with the address of an exception handler routine whereas in case of an interrupt, PC may still change if there is jump in stage 1 or swm instruction on pipeline.

	modifies/causes a check	safe in stage
add	Modifies flags in condition register CR0. Overflow checked.	3
addi		
addiu	Modifies flags in condition register CR0	3
addu		
bc	Updates program counter, New address is checked.	3
begt		
belt		
beq		
bgt		
bnc		
blt		
bne		
chrs	Modifies PSR flags. Mode check (chrs not valid in user mode.)	2
cmp	Modifies flags in one of the condition registers.	If flags targeted to CR0 \Rightarrow 3
cmpi		else => 1
сор	Mode check (cop not valid in 16 bit mode)	2
di	Modifies PSR flags Mode check (di and ei not valid in user	2
ei	mode.)	
exbfi	Mode check (exbfi not valid in 16 bit mode)	2
jal	Updates program counter, New address is checked.	3
jalr		
jmp		
jmpr		
ld	Calculates a memory address which has to be checked.	4
	Mode check (III and lui not valid in 16 bit mode)	2
lui	TT 1 / /1 1 1 1 // // // //	2
rcon	Updates the whole condition register file.	3
reti	Updates program counter and processor status (PSR). Address	3*
	not checked in the same context.	2
retu	Updates program counter and processor status (PSR). Address	3
	is checked. Mode check (retu not valid in user mode.)	2
scall	Updates program counter and processor status (PSR). Address	3

Table 8, Instructions and their safe states.

	is checked.	
sll	Modifies flags in condition register CR0.	3
slli		3
st	Calculates a memory address which has to be checked.	4
sub	Modifies flags in condition register CR0. Overflow checked.	3
subu	Modifies flags in condition register CR0.	3
swm	Modifies PSR flags. Changes PC increment.	3
trap	Updates program counter and processor status (PSR). Address	2. (trap causes an exception, so
	is checked after switching to exception handler. Incorrect	it's never 'safe' for interrupts)
	address will result in eternal loop!!	
all		1
others		

* Under normal circumstances reti –instruction modifies PC and PSR in stage 3 but in case of a hardware assisted context switch its only effect is to ensure correct state of the hardware stack. If an interrupt request gets through while reti is on pipeline (nested interrupts only), hardware stack preserves its state. If an exception occurs while reti is on pipeline (illegal user address) return address is popped but not saved anywhere.

Special Notes

Here is a list of things to remember... things that did not belong under any topic.

- If an instruction further on pipeline is going to write SPSR (writable as register 30 of register set 2) and there's a scall -instruction in stage 1, the one(s) further on the pipeline are invalidated! This prevents status corruption and ensures safe return (using retu -instruction).
- -